View DG403883_467822.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

DG401/883, DG403/883 DG405/883
June 1994
Monolithic CMOS Analog Switches
Description
The DG401/883, DG403/883 and DG405/883 monolithic CMOS analog switches have TTL and CMOS compatible digital inputs. These switches feature low analog ON resistance (<35) and fast switch time (tON <150ns). Low charge injection simplifies sample and hold applications. The improvements in the DG401/403/405/883 series are made possible by using a high voltage silicon-gate process. An epitaxial layer prevents the latch-up associated with older CMOS technologies. The 44V maximum voltage range permits controlling 30V peak-to-peak signals. Power supplies may be single-ended from +5V to +34V, or split from 5V to 17V. The analog switches are bilateral, equally matched for AC or bidirectional signals. The ON resistance variation with analog signals is quite low over a 15V analog input range. The three different devices provide the equivalent of two SPST (DG401/883), two SPDT (DG403/883) or two DPST (DG405/883) relay switch contacts with CMOS or TTL level activation. The pinout is similar, permitting a standard layout to be used, choosing the switch function as needed.
Features
* This Circuit is Processed in Accordance to MIL-STD883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1. * ON-Resistance <35 * Low Power Consumption (PD <35W) * Fast Switching Action - tON <150ns - tOFF <100ns * Low Charge Injection * DG401/883 Dual SPST; Replaces HI-5041/883 * DG403/883 Dual SPDT; Replaces DG190/883B, IH5043/883B, IH5151/883B, HI-5051/883, HI-5043/883B * DG405/883 Dual DPST; Replaces DG184/883B, HI-5045/883, IH5145/883B * TTL, CMOS Compatible * Single or Split Supply Operation
Applications
* Audio Switching * Battery Operated Systems * Data Acquisition * Hi-Rel Systems * Sample and Hold Circuits * Communication Systems
Ordering Information
PART NUMBER DG401AK/883 DG403AK/883 DG405AK/883 TEMPERATURE RANGE -55oC to +125oC PACKAGE 16 Lead CERDIP 16 Lead CERDIP 16 Lead CERDIP
-55oC to +125oC -55oC to +125oC
Pinouts
DG401/883 (CERDIP) TOP VIEW
D1 1 16 S1 15 IN1 14 V13 GND 12 VL 11 V+ 10 IN2 9 S2
DG403/883, DG405/883 (CERDIP) TOP VIEW
D1 1 16 S1 15 IN1 14 V13 GND 12 VL 11 V+ 10 IN2 9 S2
NC 2 NC 3 NC 4 NC 5 NC 6 NC 7 D2 8
NC 2 D3 S3 S4 D4 3 4 5 6
NC 7 D2 8
(NC) NO CONNECTION
(NC) NO CONNECTION
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 888-468-3774 | 321-724-7143 | Copyright (c) Intersil Corporation 1999
Spec Number
4-1
512046 File Number 3703
DG401/883, DG403/883, DG405/883 Functional Diagrams
DG401/883
VL 12 S1 16 V+ 11 1 D1 S1 S3 IN1 15 IN2 S2 10 16
DG403/883
VL 12 V+ 11 1 D1 D3 S1 S3 16
DG405/883
VL 12 V+ 11 1 D1 D3
4
3
4
3
IN1 15 IN2 8 D2 S2 S4 13 GND 14 V10
IN1 15 IN2 8 D2 D4 S2 S4 10
9
9
9
8
D2 D4
5 13 GND 14 V-
6
5 13 GND 14 V-
6
Schematic Diagram
V+ SOURCE
VVL
VIN V+ GND V-
DRAIN
Truth Table
DG401/883 LOGIC 0 1 SWITCH OFF ON DG403/883 SWITCH 1, 2 OFF ON SWITCH 3, 4 ON OFF DG405/883 SWITCH OFF ON
NOTE: Logic "0" 0.8V. Logic "1" 2.4V.
Spec Number 4-2
512046
Specifications DG401/883, DG403/883, DG405/883
Absolute Maximum Ratings
V+ to V-. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +44.0V GND to V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25V VL . . . . . . . . . . . . . . . . . . . . . . . . . . . . (GND - 0.3V) to (VC+) +0.3V Digital Inputs (Note 1), VS , VD . . . . . (V-) -2V to (V+) + 2V or 30mA, Whichever Occurs First Continuous (Any Terminal) Current, (Note 1) . . . . . . . . . . . . . .30mA Peak Current, S or D (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . .100mA (Pulsed 1ms, 10% Duty Cycle) Storage Temperature Range (A Suffix) . . . . . . . . . -65oC to +125oC Lead Temperature (Soldering 10s) . . . . . . . . . . . . . . . . . . . . +300oC
Reliability Information
Thermal Resistance (Max) JC JA CERDIP Package . . . . . . . . . . . . . . . . . . 18oC/W 75oC/W Operating Temperature (A Suffix) . . . . . . . . . . . . . . -55oC to +125oC Junction Temperature (CerDIP) . . . . . . . . . . . . . . . . . . . . . . +175oC
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Operating Conditions
Operating Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20V Max Operating Temperature Range . . . . . . . . . . . . . . . . -55oC to +125oC Input Low Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8V Max Input High Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.4V Min Input Rise and Fall Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20ns
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS Device Tested at V+ = +15V, V- = -15V, VL = 5V, Unless Otherwise Specified GROUP A SUBGROUP TEMPERATURE 1 2, 3 1 2, 3 1 2 1 2 1 2 1 2 1 2 1, 2 1, 2 1 2, 3 1 2, 3 1 2, 3 1 2, 3 +25oC +125oC, -55oC LIMITS MIN MAX 35 45 3 5 0.25 20 0.25 20 0.25 20 0.25 20 0.4 40 1.0 1.0 +1.0 +5.0 -1.0 -5.0 +1.0 +5.0 -1.0 -5.0 A A UNITS nA nA nA nA nA nA nA nA nA nA A A A A A
PARAMETERS Drain-to-Source ON Resistance Delta Drain-to-Source ON Resistance Source OFF Leakage Current
SYMBOL RDS(ON)
CONDITIONS V+ = +13.5V, V- = -13.5V, IS = -10mA, VD = 10V V+ = +16.5V, V- = -16.5V, IS = -10mA, VD = +5V, 0V, -5V V+ = +16.5V, V- = -16.5V, VS = -15.5V, VD = +15.5V V+ = +16.5V, V- = -16.5V, VS = +15.5V, VD = -15.5V
Delta RDS(ON) IS(OFF)
+25oC +125oC, -55oC
+25oC +125oC +25oC +125oC +25oC +125oC +25oC +125oC +25oC +125oC +25oC, +125oC
Drain OFF Leakage Current
ID(OFF)
V+ = +16.5V, V- = -16.5V, VS = -15.5V, VD = +15.5V V+ = +16.5V, V- = -16.5V, VS = +15.5V, VD = -15.5V
Channel ON Leakage Current Low Level Input Current High Level Input Current Positive Supply Current
ID(ON) + IS(ON) IIL IIH I+
V+ = +16.5V, V- = -16.5V, VS = VD = 15.5V VIN Under Test = 0.8V, All Others = 2.4V VIN Under Test = 2.4V, All Others = 0.8V V+ = 16.5V, V- = -16.5V, VIN = 0V or 5.0V V+ = +16.5V, V- = -16.5V, VIN = 0V or 5.0V V+ = +16.5V, V- = -16.5V, VIN 0V or 5V V+ = +16.5V, V- = -16.5V, VIN 0V or 5V
+25oC, +125oC +25oC +125oC, -55oC
Negative Supply Current
I-
+25oC +125oC, -55oC
Logic Supply Current
IL
+25oC +125oC, -55oC
Ground Current
IGND
+25oC +125oC, -55oC
Spec Number 4-3
512046
Specifications DG401/883, DG403/883, DG405/883
TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS Device Tested at V+ = +15V, V- = -15V, VL = 5V, Unless Otherwise Specified LIMITS PARAMETERS Turn On Time SYMBOL tON CONDITIONS RL = 300, CL = 35pF GROUP A SUBGROUP 9 10, 11 Turn Off Time tOFF RL = 300, CL = 35pF 9 10 11 Break-Before-Make Time Delay (DG403 Only) NOTE: 1. Signals on SX, DX, or INX exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings. tD RL = 300, CL = 35pF 9 TEMPERATURE +25oC +125oC, -55oC +25oC +125oC -55oC +25oC MIN 10 MAX 150 275 100 250 175 150 UNITS ns ns ns ns ns ns
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS Table 3 Intentionally Left Blank.
TABLE 4. ELECTRICAL TEST REQUIREMENTS MIL-STD-883 TEST REQUIREMENTS Interim Electrical Parameters (Pre Burn-In) Final Electrical Test Parameters Group A Test Requirements Groups C and D Endpoints NOTE: 1. PDA applies to Subgroup 1 only. SUBGROUPS (SEE TABLES 1 AND 2) 1 1 (Note 1), 2, 3, 9, 10, 11 1, 2, 3, 9, 10, 11 1
Spec Number 4-4
512046
DG401/883 Die Characteristics
DIE DIMENSIONS: 2150m x 1720m x 485 25m METALLIZATION: Type: Si - Al Thickness: 12kA 1kA GLASSIVATION: Type: Nitride Thickness: 8kA 1kA WORST CASE CURRENT DENSITY: 1.5 x 105A/cm2
Metallization Mask Layout
DG401/883
D1 S1
IN1
V-
NC
NC
GND
NC
VL
NC
V+
D2
S2
IN2
Spec Number 4-5
512046
DG403/883, DG405/883 Die Characteristics
DIE DIMENSIONS: 2150m x 1720m x 485 25m METALLIZATION: Type: Si - Al Thickness: 12kA 1kA GLASSIVATION: Type: Nitride Thickness: 8kA 1kA WORST CASE CURRENT DENSITY: 1.5 x 105A/cm2
Metallization Mask Layout
DG403/883, DG405/883
D1 S1
IN1
V-
D3
S3
GND
S4
VL
D4
V+
D2
S2
IN2
Spec Number 4-6
512046
DG401/883, DG403/883, DG405/883 Test Circuits
5V VL SWITCH INPUT S1 IN1 VS VO SWITCH OUTPUT 0V tON SWITCH INPUT (NOTE 2) 0.9 VO VS 0V -15V 0.9 VO 0.9 VO LOGIC INPUT GND VRL CL +15V V+ RL = 300 CL = 35pF D1 VO
3V LOGIC INPUT 50% 0V tOFF SWITCH INPUT
tR < 20ns tF < 20ns
NOTES: 1. Logic input waveform is inverted for switches that have the opposite logic sense. 2. VS = 10V for tON , VS = -10V for tOFF. FIGURE 1A.
Repeat test for IN2 and S2 For load conditions, see Specifications. CL (includes fixture and stray capacitance)
R V O
= V S ---------------------------------R +r L DS ( ON )
FIGURE 1B.
L
FIGURE 1. SWITCHING TIME
3V LOGIC INPUT 0V VS1 SWITCH OUTPUT 0V VS2 VO2 SWITCH OUTPUT 0V tD tD 0.9 VO VO1 0.9 VO LOGIC INPUT GND 0V V-15V VS1 = 10V VS2 = 10V IN1 RL2 CL2 50% 5V VL +15V V+ RL = 300 CL = 35pF D1 D2 VO2 RL1 VO1 CL1
CL (includes fixture and stray capacitance) FIGURE 2A. FIGURE 2. BREAK-BEFORE-MAKE FIGURE 2B.
Burn-In Circuit
DG401/883, DG403/883, DG405/883
R1 1 R2 2 3 4 R3 5 6 R4 7 8 D2 D3 S3 S4 D4 D1 S1 16 A1 15 V- 14 VR 13 VL 12 V+ 11 A2 10 S2 9 C3 D3 C2 D2 VL V+ C1 VA V-
Spec Number 4-7
512046
DG401/883, DG403/883, DG405/883 Ceramic Dual-In-Line Frit Seal Packages (CerDIP)
c1 -A-DBASE METAL E b1 M -Bbbb S BASE PLANE SEATING PLANE S1 b2 b ccc M C A-B S AA C A-B S D Q -CA L DS M (b) SECTION A-A (c) LEAD FINISH
F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A)
16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE INCHES SYMBOL A b b1 b2 b3 c MIN 0.014 0.014 0.045 0.023 0.008 0.008 0.220 MAX 0.200 0.026 0.023 0.065 0.045 0.018 0.015 0.840 0.310 MILLIMETERS MIN 0.36 0.36 1.14 0.58 0.20 0.20 5.59 MAX 5.08 0.66 0.58 1.65 1.14 0.46 0.38 21.34 7.87 NOTES 2 3 4 2 3 5 5 6 7 2, 3 8 Rev. 0 4/94
eA
c1 D E e eA eA/2 L Q S1
e
DS
eA/2
c
0.100 BSC 0.300 BSC 0.150 BSC 0.125 0.015 0.005 90o 16 0.200 0.060 105o 0.015 0.030 0.010 0.0015
2.54 BSC 7.62 BSC 3.81 BSC 3.18 0.38 0.13 90o 16 5.08 1.52 105o 0.38 0.76 0.25 0.038
aaa M C A - B S D S
NOTES: 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied. 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2. 5. This dimension allows for off-center lid, meniscus, and glass overrun. 6. Dimension Q shall be measured from the seating plane to the base plane. 7. Measure dimension S1 at all four corners. 8. N is the maximum number of terminal positions. 9. Dimensioning and tolerancing per ANSI Y14.5M - 1982. 10. Controlling dimension: INCH. 11. Materials: Compliant to MIL-I-38535.
aaa bbb ccc M N
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Spec Number 4-8
512046
DG401, DG403 DG405
DESIGN INFORMATION
Monolithic CMOS Analog Switches
The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.
Typical Performance Curves
10 V+ = 15V V- = -15V TA = +20oC tON , tOFF (ns) 4 VL = 5V TA = +25oC 3
8
6 VT (V)
2
4
DG403 SW3, 4
1 2 0 0 2 4 6 8 10 VL (V) 12 14 16 18 20 0 0 2 4 6 8 10 12 14 16 18 POSITIVE/NEGATIVE SUPPLIES (V) 20
FIGURE 3. INPUT SWITCHING THRESHOLD vs LOGIC SUPPLY VOLTAGE
40 35 30 RDS(ON) () 25 20 15 10 -15 -10 -5 0 VD (V) 5 10 15 +25oC -40oC 0oC -55oC
FIGURE 4. INPUT SWITCHING THRESHOLD vs POWER SUPPLY VOLTAGE
60
V+ = 15V V- = -15V VL = 5V
TA = +25oC 50 RDS(ON) ()
+125oC +85oC
40
V+ = 12V, V- = -12V V+ = 15V, V- = -15V V+ = 20V, V- = -20V
V+ = 6V, V- = -6V V+ = 10V, V- = -10V V+ = 22V, V- = -22V
30 20
10
-25
-15
-5 VD (V)
5
15
26
FIGURE 5. RDS(ON) vs VD AND TEMPERATURE
70 TA = +25oC 60 V+ = 7.5V 50 RDS(ON) ()
FIGURE 6. RDS(ON) vs VD AND POWER SUPPLY VOLTAGE
200 180 160 140 Q (pC)
V+ = 15V V- = -15V VL = 5V
CL = 10nF
V+ = 10V 40 30 20 10 0 5 10 VD (V) 15 20 25 V+ = 12V V+ = 15V V+ = 20V V+ = 22V
120 100 80 60 40 20 0 -15 C A -10 -5 0 VS (V) 5 10 15 CL = 100nF CL = 1nF
FIGURE 7. RDS(ON) vs VD AND POWER SUPPLY VOLTAGE, V- = -0V
FIGURE 8. CHARGE INJECTION vs ANALOG VOLTAGE (VS)
Spec Number 4-9
512046
DG401, DG403, DG405
DESIGN INFORMATION (Continued)
The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.
Typical Performance Curves (Continued)
0.0 100.0 10.0 RL = 600 LOSS (dB) -1.0 RL = 75 -1.5 V+ = 15V, V- = -15V VL = 5V, VS = 1VRMS SEE INSERTION LOSS TEST SETUP RL = 50 IS(OFF) (nA) 1.0 0.1 0.01 0.001 0.0001 10K 100K 1M FREQUENCY (Hz) 10M -55 -35 -15 5 25 45 65 85 105 125 TEMPERATURE (oC) TYPICAL V+ = 15V V- = -15V VL = 5V VD = 14V
-0.5
-2.0
FIGURE 9. INSERTION LOSS vs FREQUENCY
100.0 10.0 1.0 ID(OFF) (nA) TYPICAL 0.1 0.01 0.001 0.0001 -55 -35 -15 5 25 45 65 85 105 125
FIGURE 10. IS(OFF) vs TEMPERATURE
100.0 10.0
ID(ON) + IS(ON) (nA)
V+ = 15V V- = -15V VL = 5V VD = 14V
V+ = 15V V- = -15V VL = 5V VD = 14V
1.0 TYPICAL 0.1 0.01 0.001 0.0001 -55 -35 -15 5 25 45 65 85 105 125
TEMPERATURE (oC) FIGURE 11. ID(OFF) vs TEMPERATURE
90 60 30 0 IS, ID (pA) -30 ID(ON) + IS(ON) -60 -90 -120 -150 -20 -15 -10 -5 0 VS , VD (V) 5 10 15 20 V+ = 15V, V- = -15V VL = 5V, TA = +25oC ID(OFF) , VS = 0V IS(OFF) , VD = 0V 0.001 I0.0001 -55 -35 -15 ID(OFF) , IS(OFF) I+, I -, IL, (mA) 1.0 0.1 0.01 IL WHEN VANALOG EXCEEDS POWER SUPPLY SWITCH, SUBSTRATE DIODES BEGIN TO CONDUCT. 100.0 10.0
TEMPERATURE (oC) FIGURE 12. ID(ON) + IS(ON) vs TEMPERATURE
V+ = 15V V- = -15V VL = 5V II+
IL
5
25
45
65
85
105
125
TEMPERATURE (oC) FIGURE 14. SUPPLY CURRENT vs TEMPERATURE
FIGURE 13. LEAKAGE CURRENT vs ANALOG VOLTAGE
Spec Number 4-10
512046
DG401, DG403, DG405
DESIGN INFORMATION (Continued)
The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.
Typical Performance Curves (Continued)
20 15 10 5 VS (V) 0 -5 -10 -20 SEE BBM TEST SETUP -15 0 0 10 20 30 40 50 0 5 10 BREAK-BEFORE-MAKE TIME (ns) NOT MEASURABLE DUE TO CAPACITIVE FEEDTHROUGH V+ = 15V V- = -15V VL = 5V tON , tOFF (ns) 40 35 30 VS = 10V 25 20 15 10 5 SEE BBM TEST SETUP 15 20 25 VS = -10V VL = 5V
POSITIVE/NEGATIVE SUPPLIES(V)
FIGURE 15. BREAK-BEFORE-MAKE vs ANALOG VOLTAGE
FIGURE 16. BREAK-BEFORE-MAKE vs POWER SUPPLY VOLTAGE
240
600 540 480 420 tON , tOFF (ns) 360 300 240 180 120 tON , tOFF (ns) tON , VS = 10V V+ = 15V V- = -15V VL = 5V
210 180 150 120 90 60 30
V+ = 15V V- = -15V VL = 5V tON, VS = 10V
tOFF , VS = -10V tON, VS = -10V tOFF , VS = 10V
60 0 0 1 2 tOFF , VS = -10V 3 VIN (V) 4 5 6 0 -55 -35 -15 5 25 45 65 (oC) 85 105 125
TEMPERATURE
FIGURE 17. SWITCHING TIME vs INPUT LOGIC VOLTAGE (VIN) REFER TO FIGURE 1 FOR TEST CONDITIONS.
160 140 120 tON , tOFF (ns) 100 80 60 40 20 0 -15 -10 -5 0 VS (V) 5 10 15 tOFF V+ = 15V V- = -15V VL = 5V tON tON tOFF
FIGURE 18. SWITCHING TIME vs TEMPERATURE, REFER TO FIGURE 1 FOR TEST CONDITIONS.
450 400 350 300 tON , tOFF (ns) 250 200 150 100 50 0 0 1 2 3 VIN (V) 4 5 6 tOFF , VS = -10V tON, VS = 10V V+ = 15V V- = -15V VL = 5V
FIGURE 19. SWITCHING TIME vs ANALOG VOLTAGE, REFER TO FIGURE 1 FOR TEST CONDITIONS.
FIGURE 20. SWITCHING TIME vs INPUT LOGIC VOLTAGE (VIN), REFER TO FIGURE 1 FOR TEST CONDITIONS.
Spec Number 4-11
512046
DG401, DG403, DG405
DESIGN INFORMATION (Continued)
The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.
Typical Performance Curves (Continued)
160 140 120 tON , VS = -10V tON , tOFF (ns) tON , tOFF (ns) 100 tOFF , VS = 10V 80 60 40 20 20 0 -55 -35 -15 5 25 45 65 (oC) 85 105 125 TEMPERATURE 0 0 5 10 15 20 POSITIVE/NEGATIVE SUPPLIES (V) 25 tOFF , VS = -10V 140 120 100 80 60 40 VS = -5V tOFF V+ = 15V V- = -15V VL = 5V 200 tON , VS = 10V 180 160 VS = 5V tON VS = -5V tON VS = 5V tOFF VL = 5V
FIGURE 21. SWITCHING TIME vs TEMPERATURE, REFER TO FIGURE 1 FOR TEST CONDITIONS.
300 270 240 210 tON , tOFF (ns) 180 150 120 90 60 30 0 0 5 10 15 20 25 POSITIVE SUPPLIES (V) tOFF V- = -15V tON V- = -5V V- = 0V V- = 0V V- = 0V V- = -5V V- = -15 tON VS = 5V
FIGURE 22. SWITCHING TIME vs POWER SUPPLY VOLTAGE, REFER TO FIGURE 1 FOR TEST CONDITIONS.
300 270 240 210 tON , tOFF (ns) 180 150 120 90 60 30 0 0 5 10 15 20 25 V- = -5V V- = -5V tON V- = -15V V- = -15V tON tOFF tOFF
VS = -5V
tON
POSITIVE SUPPLIES (V)
FIGURE 23. SWITCHING TIME vs POSITIVE SUPPLY VOLTAGE, REFER TO FIGURE 1 FOR TEST CONDITIONS.
300 270 240 210 tON , tOFF (ns) 180 150 120 90 60 30 0 0 5 10 15 POSITIVE SUPPLIES (V) 20 25 tON tOFF V- = 0V V- = -5V V- = -15V V- = -5V V- = 0V
FIGURE 24. SWITCHING TIME vs POSITIVE SUPPLY VOLTAGE, REFER TO FIGURE 1 FOR TEST CONDITIONS.
300 270 240 210 tON , tOFF (ns) VS = -5V
VS = 5V
V- = -15V
180 150 120 90 60 30 0 0
tON , V- = -5V
tOFF , V- = -5V
tON , V- = -15V
tOFF , V- = -15V
5
10 15 POSITIVE SUPPLIES (V)
20
25
FIGURE 25. SWITCHING TIME vs POSITIVE SUPPLY VOLTAGE, REFER TO FIGURE 1 FOR TEST CONDITIONS.
FIGURE 26. SWITCHING TIME vs POSITIVE SUPPLY VOLTAGE, REFER TO FIGURE 1 FOR TEST CONDITIONS.
Spec Number 4-12
512046

▲Up To Search▲

Price & Availability of DG403883

	To Download DG403883 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .